Leads post-silicon bring-up, debugging, testing, and performance optimization for Cerebras Wafer Scale Engines. The role requires 7–10+ years of experience, substantial pre- and post-silicon ASIC expertise, strong programming and automation skills, and cross-functional collaboration across hardware and software teams.
Salary not listed
On-site7+ YOEHardware Engineering
About the role
Responsibilities
Develop and debug flows for Cerebras Wafer Scale Engines that embed tested, deployable optimizations into production processes to reduce time and cost.
Refine AI systems across hardware/software design constraints, including di/dt, V-F characterization, current limits, and temperature limits, in relation to performance optimizations.
Develop and enhance infrastructure for real-world workload testing on silicon.
Develop self-checking metrics and instrumentation for debugging and coverage.
Collaborate with silicon architects, designers, performance engineers, and software engineers to improve Wafer Scale Engine performance.
Work across software, design, verification, emulation, and validation to refine and optimize performance and processes.
Use CI/CD tools, Git repositories, GitHub, GitHub Actions, and Jenkins to streamline testing and release workflows.
Requirements
BS/BE/B.Tech or MS/M.Tech in EE, ECE, CS, or equivalent work experience.
7–10+ years of industry experience.
3–5 years of pre-silicon and post-silicon ASIC hardware experience.
Strong understanding of computer architecture and networking.
Excellent coding skills in Python, Verilog, SystemVerilog, and C.
Proficiency in hardware/software co-design and layered architectures.
Excellent debugging, analytical, and problem-solving skills.
Proficiency in large-scale testing and automation using pytest and Python.
Strong presentation and interpersonal skills, with the ability to collaborate across functions and drive issues to closure.
Nice-to-haves
Experience with AI/ML systems involving 100+ CPU cores and communication-fabric-based designs.
Familiarity with inline testing and diagnostics using CPU memory and execution with self-checking.
Knowledge of chip defect profiles and mitigation strategies across the hardware and software stack.
Experience creating large-scale test and software infrastructure.
Experience working across global time zones.
Compensation
For the Sunnyvale location, the base salary range is $175,000–$275,000 annually.
Actual compensation may include bonus and equity and will depend on experience, skills, and qualifications.
Leads the design, development, and qualification of complex precision mechanical systems for a modular micromanufacturing platform. Requires 10+ years of multiphysics mechanical engineering experience, multiple product launches, cross-functional technical leadership, and a bachelor's degree in mechanical engineering or equivalent experience.
180k – 230k/yrOn-site10+ YOEHardware Engineering
Staff Design Verification Engineer
Cerebras SystemsSunnyvale, CA
Leads design verification for Cerebras AI chip architecture, developing scalable SystemVerilog/UVM environments, tests, assertions, and coverage plans while debugging across simulation, emulation, and silicon bring-up. Requires 10+ years of verification experience and strong programming and hardware-debugging skills.
250k – 300k/yrOn-site10+ YOEHardware Engineering
Senior Staff Quality Control Engineer
CrusoeAbilene, TX
Provides senior technical leadership for quality across mission-critical data center construction, focusing on MEP installation, commissioning readiness, defect prevention, and turnover integrity. Requires 10+ years of construction QA/QC or related experience and strong expertise in electrical, mechanical, controls, and commissioning processes.
Salary not listedOn-site10+ YOEHardware Engineering
Mechanical Engineer - Datacenter
xAIMemphis, TN +1
Designs, analyzes, tests, and supports manufacturing of fluid-handling and HVAC systems for advanced data center facilities. The role requires an engineering bachelor’s degree, hands-on fluids experience, and collaboration across engineering, construction, procurement, and manufacturing teams.
Salary not listedOn-site10+ YOEHardware Engineering
Senior/Staff Engineer : Post Silicon- Bring Up
Cerebras SystemsBengaluru, India +2
Leads post-silicon bring-up and optimization of Cerebras Wafer Scale Engines, developing validation infrastructure, diagnostics, testing automation, and performance improvements across hardware and software. Requires 7–10+ years of industry experience and strong ASIC, coding, debugging, and cross-functional collaboration skills.