Leads post-silicon bring-up and optimization of Cerebras Wafer Scale Engines, developing validation infrastructure, diagnostics, testing automation, and performance improvements across hardware and software. Requires 7–10+ years of industry experience and strong ASIC, coding, debugging, and cross-functional collaboration skills.
175k – 275k/yr
On-site7+ YOEHardware Engineering
About the role
Responsibilities
Develop and debug flows for Wafer Scale Engines that embed well-tested, deployable optimizations into production processes to reduce time and costs.
Refine AI systems across hardware/software design constraints, including di/dt, V-F characterization space, current limits, and temperature limits, in relation to performance optimizations.
Develop and enhance infrastructure for real-world workload testing on silicon.
Develop self-checking metrics and instrumentation for debugging and coverage.
Work with silicon architects, designers, performance engineers, and software engineers to improve Wafer Scale Engine performance.
Collaborate across software, design, verification, emulation, and validation to refine and optimize performance and processes.
Use CI/CD tools, Git repositories, GitHub Actions, and Jenkins; manage merge and release flows to streamline testing and releases.
Requirements
BS/BE/B.Tech or MS/M.Tech in EE, ECE, CS, or equivalent work experience.
7–10+ years of industry experience.
3–5 years of pre-silicon and post-silicon ASIC hardware experience.
Strong understanding of computer architecture and networking.
Excellent coding skills in Python, Verilog/SystemVerilog, and C.
Proficiency in hardware/software co-design and layered architectures.
Excellent debugging, analytical, and problem-solving skills.
Experience with large-scale testing and automation using pytest and Python.
Strong presentation and interpersonal skills, with the ability to collaborate cross-functionally and drive issues to closure.
Nice to Have
Experience with AI/ML systems involving 100+ CPU cores and communication-fabric-based designs.
Familiarity with inline testing and diagnostics using CPU memory and execution with self-checking.
Knowledge of chip defect profiles and mitigation strategies across the hardware and software stack.
Experience creating large-scale test and software infrastructure.
Experience working across global time zones.
Compensation
Base salary range: $175,000–$275,000 annually.
Actual compensation may include bonus and equity and will be determined by experience, skills, and qualifications.
Design and integrate SoC RTL subsystems, third-party IP, and architecture for next-generation edge AI processors. The role requires 5+ years of SoC/ASIC front-end experience, strong SystemVerilog or Verilog skills, and expertise in computer architecture, low-power design, and subsystem development.
175k – 230k/yrOn-site7+ YOEHardware Engineering
Electrical Engineer
SesameSan Francisco, CA +1
Designs and owns electrical architecture for compact wearable hardware systems with MCU/SOC/FPGA, battery, sensing, RF, and audio. Requires 10+ years EE experience shipping complex battery-powered consumer electronics, strong PCB skills, and cross-functional collaboration.
175k – 280k/yrOn-site10+ YOEHardware Engineering
Power Electronics - Thermal Engineer Senior Staff
Shield AIDallas, TX +2
Leads thermal design, analysis, and integration for high-power avionics in unmanned aircraft, using CFD tools and first-principles problem-solving. Requires 7+ years experience, BS in engineering, and expertise in cooling solutions.
Leads advanced structural analysis, finite element modeling, and validation for UAV airframes and components. Requires 10+ years experience with FEA tools like ANSYS/NASTRAN, composites, testing, and cross-functional leadership in aerospace.
Serves as Responsible Engineer for Thrust Vector Control (TVC) system on X-BAT, owning full lifecycle from design to flight testing. Requires 7+ years in aerospace propulsion, Python proficiency, and expertise in nozzle dynamics and mechanical integration.