Design and integrate SoC RTL subsystems, third-party IP, and architecture for next-generation edge AI processors. The role requires 5+ years of SoC/ASIC front-end experience, strong SystemVerilog or Verilog skills, and expertise in computer architecture, low-power design, and subsystem development.
175k – 230k/yr
On-site7+ YOEHardware Engineering
About the role
Responsibilities
SoC Subsystem Development & IP Integration
Own SoC-level subsystem development and seamless integration with third-party IP, including NoC, PCIe/UCIe interfaces, DDR, and security IP.
Contribute to SoC architecture definition by understanding application requirements.
Package designs for customer releases and iterate based on customer feedback.
PPA Optimization & Timing Closure
Own Power, Performance, and Area (PPA) optimization strategies at the SoC level.
Apply low-power digital design techniques to optimize hardware efficiency.
Contribute to timing closure across front-end, back-end, and final tapeout stages.
Balance single-stream latency against scaled throughput performance.
Requirements
Bachelor's, master's, or Ph.D. degree in Electrical Engineering, Computer Engineering, or a related field.
Minimum 5+ years of hands-on SoC/ASIC front-end design and integration experience.
Proficiency in SystemVerilog or Verilog.
Strong background in computer architecture and low-power digital design techniques.
Deep technical knowledge in at least one subsystem: memory, I/O, or compute.
Proven experience with SoC subsystems and third-party IP.
Working knowledge of VCS and Verilog/C co-simulation.
Nice-to-Haves
Experience in logic synthesis and performance modeling.
Experience in FPGA design.
Familiarity with automotive safety standards, including ASIL.
Familiarity with hardware security standards.
Compensation & Benefits
Base salary range: $175,000–$230,000.
Eligibility for equity and a discretionary annual performance bonus, as applicable to the role and level.
Medical, dental, and vision insurance from day one, with premiums covered at 99% for employees.
Company-paid life insurance and voluntary supplemental life insurance.
Short-term and long-term disability insurance.
Commuter support, including parking or Caltrain reimbursement.
Leads post-silicon bring-up and optimization of Cerebras Wafer Scale Engines, developing validation infrastructure, diagnostics, testing automation, and performance improvements across hardware and software. Requires 7–10+ years of industry experience and strong ASIC, coding, debugging, and cross-functional collaboration skills.
175k – 275k/yrOn-site7+ YOEHardware Engineering
Electrical Engineer
SesameSan Francisco, CA +1
Designs and owns electrical architecture for compact wearable hardware systems with MCU/SOC/FPGA, battery, sensing, RF, and audio. Requires 10+ years EE experience shipping complex battery-powered consumer electronics, strong PCB skills, and cross-functional collaboration.
175k – 280k/yrOn-site10+ YOEHardware Engineering
Power Electronics - Thermal Engineer Senior Staff
Shield AIDallas, TX +2
Leads thermal design, analysis, and integration for high-power avionics in unmanned aircraft, using CFD tools and first-principles problem-solving. Requires 7+ years experience, BS in engineering, and expertise in cooling solutions.
Leads advanced structural analysis, finite element modeling, and validation for UAV airframes and components. Requires 10+ years experience with FEA tools like ANSYS/NASTRAN, composites, testing, and cross-functional leadership in aerospace.
Serves as Responsible Engineer for Thrust Vector Control (TVC) system on X-BAT, owning full lifecycle from design to flight testing. Requires 7+ years in aerospace propulsion, Python proficiency, and expertise in nozzle dynamics and mechanical integration.