Hardware Platform Security Architect
Own hardware platform security at OpenAI by co-architecting secure silicon, hardware, and systems using technologies like TPM2, Secure Boot, Intel SGX, and AMD-SEV. Requires 10+ years in hardware security or co-design, strong coding in Rust/C++/Python, and cross-team collaboration.
About the job
Responsibilities
- Co-Architect Secure Silicon: Collaborate with cross-functional silicon teams (Silicon Design, DV, FW) and silicon partners (silicon test facilities, foundries) to develop secure silicon that meets the end-to-end system requirements.
- Co-Architect Secure Hardware: Collaborate with hardware vendors and cross-functional teams (kernel, compiler, infra) to design secure hardware that meets performance and security needs.
- Co-Architect Secure Systems: Architect and deploy systems using TPM2, Secure Boot, Nitro Enclaves, Intel SGX, AMD-SEV, and other secure hardware technologies.
- Drive Innovation: Engage with internal and external partners to align hardware innovations with OpenAI’s trusted computing and cryptographic requirements.
Requirements
- 10+ years of industry experience in hardware security or hardware–software co-design.
- Proven expertise in deploying secure hardware systems at scale and integrating secure hardware primitives.
- Strong coding skills in Rust and/or C/C++, with proficiency in Python.
- Proven ability to collaborate across teams, architect solutions, and debug complex production systems.
- A proactive, ownership-driven mindset with a focus on end-to-end problem solving.
Nice-to-Haves
- Advanced degree in Computer Architecture, Electrical Engineering, or related fields.
- Familiarity with HPC, low-precision computing, and SIMD architectures.
Skills
Hardware Security, Secure Silicon, Tpm2, Secure Boot, Nitro Enclaves, Intel Sgx, Amd-Sev, Rust, C++, C, Python, Hpc, Simd
Similar jobs
Hardware Engineering jobsOperate, troubleshoot, and lead incident response for medium/high-voltage electrical systems (480V-15kV+) in live AI data centers under construction. Build procedures, train operators, and ensure zero-downtime for critical AI training workloads.
Leads signal and power integrity architecture, simulation, validation, and sign-off for high-speed automotive electronic systems. Requires 10+ years of SI/PI experience, advanced interface and PDN expertise, and mastery of electromagnetic simulation and laboratory characterization.
Leads design verification for Cerebras AI chip architecture, developing scalable SystemVerilog/UVM environments, tests, assertions, and coverage plans while debugging across simulation, emulation, and silicon bring-up. Requires 10+ years of verification experience and strong programming and hardware-debugging skills.
Design and deliver mechanical systems for advanced aerospace platforms across concept, testing, production, and field operations. The role requires a mechanical engineering degree, substantial hands-on design experience, 3D CAD proficiency, and expertise in structural analysis and ruggedized hardware.
Leads power delivery architecture and technology development for high-performance AI and advanced ASIC platforms, covering electrical performance, thermal management, vendor strategy, and production deployment. Requires a master’s degree or equivalent experience and 15+ years in power delivery systems.