Skip to content
OpenAIOpenAI

Software Engineer, Hardware

Builds and optimizes low-level stack including APIs, runtimes, compilers, and kernels for orchestrating computation across OpenAI's AI supercomputing clusters. Requires systems programming expertise in Rust/Python/C++ and experience in compilers, distributed systems, or high-performance simulation.

About the job

Responsibilities

  • Design and build APIs and runtime components to orchestrate computation and data movement across heterogeneous ML workloads.
  • Contribute to compiler infrastructure, including the development of optimizations and compiler passes to support evolving hardware.
  • Engineer and optimize compute and data kernels, ensuring correctness, high performance, and portability across simulation and production environments.
  • Profile and optimize system bottlenecks, especially around I/O, memory hierarchy, and interconnects, at both local and distributed scales.
  • Develop simulation infrastructure to validate runtime behaviors, test training stack changes, and support early-stage hardware and system development.
  • Rapidly deploy runtime and compiler updates to new supercomputing builds in close collaboration with hardware and research teams.
  • Work across a diverse stack, primarily using Rust and Python, with opportunities to influence architecture decisions across the training framework.

Requirements

  • Deep curiosity for how large-scale systems work and enjoy making them faster, simpler, and more reliable.
  • Proficient in systems programming (Rust, C++) and scripting languages like Python.
  • Experience in one or more of the following areas: compiler development, kernel authoring, accelerator programming, runtime systems, distributed systems, or high-performance simulation.
  • Excited to work in a fast-paced, highly collaborative environment with evolving hardware and ML system demands.
  • Value engineering excellence, technical leadership, and thoughtful system design.

Skills

Rust, Python, C++, Compilers, Kernels, Runtime Systems, Distributed Systems, Simulation, High-Performance Computing, Accelerator Programming

OpenAI

OpenAI

San Francisco, CA

Electrical Engineer, Actuator Test Infrastructure
$225k+/yrHybridHardware Engineering

Designs, commissions, and operates the electrical infrastructure for robotic actuator dynamometers and test cells, including power systems, motor drives, instrumentation, DAQ, and safety circuits. The role requires hands-on experience with electromechanical test equipment, power electronics, measurement integrity, and electrical documentation.

OpenAI

OpenAI

San Francisco, CA

Lab Operations Manager, Systems Integration | Consumer Devices
$230k+/yrOn-siteHardware Engineering

Leads day-to-day operations for a large-scale consumer device test lab, managing device fleets, test rigs, infrastructure, provisioning, maintenance, and logistics. The role partners with engineering and QA teams to maintain reliable environments for validation and release testing.

OpenAI

OpenAI

San Francisco, CA

Product Manufacturing Engineer - PCB/PCBA
$207k+/yrHybridHardware Engineering

Drives PCBA manufacturing strategy, process development, production readiness, and quality for next-generation AI hardware from prototype through high-volume production. The role requires deep PCBA experience and cross-functional execution with engineering teams, suppliers, and manufacturing partners.

Fluidstack

Fluidstack

Austin, TX
Controls Engineer, SCADA
$197k+/yrOn-site5+ YOEHardware Engineering

Design, deploy, and standardize SCADA architecture and telemetry for real-time monitoring and control of power, cooling, and mechanical systems at gigawatt-scale AI data centers. Requires experience commissioning industrial control systems, integrating protocols, building trusted HMIs/alarms, and ensuring data quality for operations.

OpenAI

OpenAI

San Francisco, CA

ASIC Package SI/PI Engineer
$266k+/yrHybrid5+ YOEHardware Engineering

Owns signal-integrity and power-integrity architecture, modeling, optimization, and validation for advanced AI ASIC packages. The role requires at least five years of high-speed interconnect and package electrical-design experience, plus expertise with electromagnetic and SI/PI simulation tools.