Lead reliability engineering for advanced HPC packages in AI systems. Assess mechanical/thermal risks, develop test plans, perform modeling, and drive design optimizations with cross-functional teams.
266k – 445k
Hybrid8+ YOEHardware Engineering
About the role
Responsibilities
Lead reliability test plan and assessments for advanced HPC packages, including risk identification, potential failure-mechanism analysis, root-cause investigation, mitigation planning, and corrective-action development.
Drive reliability-focused package design optimization based on thermo-mechanical modeling to improve package reliability, power integrity, thermal performance, mechanical robustness, and platform scalability.
Develop, validate, and apply package reliability models and lifetime-prediction methodologies for assembly, qualification, and product operating conditions.
Evaluate and recommend package architectures, structural designs, materials, and assembly processes to maximize reliability performance and manufacturing robustness.
Predict electromigration lifetime of package interconnects under product-specific current, temperature, workload, duty-cycle, and PCB boundary conditions.
Requirements
8+ years of industry experience & knowledge of semiconductor package reliability principles and failure mechanisms, including electromigration, solder-joint fatigue, interfacial delamination, dielectric cracking, via failure, warpage, creep, stress relaxation, and material degradation.
In-depth knowledge of advanced packaging architectures, including 2.5D and 3.5D integration, interposers, embedded bridges, chiplets, large package substrates, HBM integration, redistribution layers, and package-level power delivery.
Demonstrated experience leading package failure investigations, performing root-cause analysis, and implementing effective design, material, process, or manufacturing corrective actions.
Strong experience with thermal and mechanical finite-element modeling of packages, including temperature distribution, warpage, stress, strain, fatigue, and interfacial reliability.
Strong understanding of package-material behavior, including coefficient of thermal expansion, elasticity, viscoelasticity, plasticity, creep, adhesion, fracture toughness, thermal conductivity, and temperature-dependent properties.
Nice-to-Haves
Experience developing electromigration or interconnect lifetime models for solder joints, vias, redistribution layers, interposers, or package power-delivery structures.
Knowledge of package qualification methods, acceleration models, thermal cycling, power cycling, current-stress testing, and reliability lifetime extrapolation.
Familiarity with package failure-analysis techniques such as acoustic microscopy, X-ray imaging, cross-sectioning, scanning electron microscopy, and material characterization.
Experience supporting package-integrated voltage regulation, high-current power delivery, or high-transient-current AI and HPC products.
MS or PhD in Mechanical Engineering, Electrical Engineering, Materials Science, Physics, or a related technical field.
Strong communication, cross-functional collaboration, and technical leadership skills.
Skills
Finite Element AnalysisThermal ModelingMechanical ModelingElectromigrationSemiconductor Packaging2.5D Integration3.5D IntegrationHbm IntegrationRoot Cause AnalysisPackage Qualification
Lead mechanical commissioning (Levels 1-5) for high-performance AI data centers, owning testing/verification, documentation, on-site operations, and handover for cooling, heat rejection, and liquid cooling systems. Requires 10+ years hands-on data center mechanical commissioning experience and a Mechanical Engineering degree.
250k – 300k
Hybrid10+ YOEHardware Engineering
Senior Front End Design Engineer
Cerebras SystemsSunnyvale, CA
Design and develop next-generation Wafer Scale Engine chips with deep RTL expertise, focusing on high-performance, power-efficient micro-architecture and integration. Requires 8+ years RTL experience and a Master's degree.
250k – 300k
On-site8+ YOEHardware Engineering
Lead Mechanical Engineer, Data Center Design
FluidstackAustin, TX +2
Leads mechanical cooling strategy and design for large-scale AI data centers, owning systems from chip to chiller across multi-site portfolios. Manages engineering team, modular prefab development, and vendor coordination for high-density GPU deployments (75–150+ kW/rack). Requires 10+ years data center cooling experience and BS in Mechanical Engineering.
250k – 300k
On-site10+ YOEHardware Engineering
Electrical Engineer, Robotics
OpenAISan Francisco, CA
Electrical Engineer owning full hardware lifecycle for next-gen robotic systems, from concept and PCB design through bring-up, validation, and deployment in compact electromechanical platforms.
295k – 380k
On-site6+ YOEHardware Engineering
Lead Electrical Engineer, Deployment Engineering
FluidstackAustin, TX +3
Lead deployment, commissioning, and reliability of electrical power systems for AI data centers across multiple sites. Requires data center commissioning experience, MV/UPS/switchgear expertise, standards development, and up to 50% travel.