# PCB Layout Engineer, Robotics

**Company:** [OpenAI](https://hotfix.jobs/companies/openai)
**Location:** San Francisco, CA
**Role:** Hardware Engineering
**Salary:** $318k – $485k/yr
**Experience:** 6+ years
**Skills:** Pcb Layout, Cadence Allegro, Constraint Manager, Hdi, Bga, Microvias, Signal Integrity, Power Integrity, Controlled Impedance, DFM, Pcie, Ddr, Cadence Sigrity, Ansys Siwave, Ipc Standards
**Posted:** 2026-09-01

> Designs and releases high-density, multilayer PCBs for next-generation robotic systems, coordinating with electrical, mechanical, signal-integrity, power-integrity, and manufacturing teams. Requires 6+ years of complex PCB design experience and strong Cadence Allegro expertise.

## Job Description

## Responsibilities
- Own PCB layout, component placement, routing, and fabrication release for complex robotic systems.
- Collaborate with signal-integrity and power-integrity engineers to refine layouts using simulation results.
- Implement high-speed routing, controlled impedance, power distribution, decoupling, grounding, EMI/EMC, thermal, and mechanical-integration requirements.
- Work with fabricators and assembly partners to define stack-ups, establish design rules, conduct DFM/DFA/DFT reviews, and resolve findings before release.
- Prepare fabrication and assembly documentation, including drawings, ODB++ files, drill files, stack-up tables, and manufacturing notes.
- Inspect newly received PCBAs and participate in board-level manufacturing failure analysis.
- Develop reusable design constraints and layout workflows; maintain component-library symbols, footprints, and 3D models.

## Requirements
- 6+ years of experience designing complex, multilayer PCBs.
- Fluency with Cadence Allegro PCB Designer and Constraint Manager.
- Strong HDI design experience, including fine-pitch BGAs, microvias, blind and buried vias, via-in-pad, and sequential lamination.
- Understanding of signal and power integrity fundamentals, including return paths, differential pairs, length matching, crosstalk, and power delivery.
- Experience working with PCB fabricators on stack-up development, manufacturing constraints, and DFM.
- Effective communication across engineering disciplines and with external manufacturing partners.

## Preferred Qualifications
- Experience with rigid-flex boards or other mechanically constrained designs.
- Experience routing PCIe, DDR, USB, Ethernet, MIPI, or similar high-speed interfaces.
- Familiarity with SI/PI simulation tools such as Cadence Sigrity or Ansys SIwave.
- Experience laying out power supplies, power-electronics circuits, or mixed-signal systems.
- Familiarity with IPC standards, Cadence SKILL scripting, or layout automation.

## Similar jobs

- [Repairs Program Lead - Data Center Operations](https://hotfix.jobs/jobs/4f5cf611-b922-406c-85a0-19332024c240) - Anthropic - San Francisco, CA - $320k – $405k/yr
- [Manufacturing Engineer - Data Center Hardware](https://hotfix.jobs/jobs/6272181f-ab2b-41b7-9c48-e55566294f74) - Anthropic - Remote - $320k – $405k/yr
- [Senior Manufacturing Quality Engineer, Data Center Power & Cooling](https://hotfix.jobs/jobs/859eb094-edea-45b1-beeb-88b512c635d3) - Anthropic - San Francisco, CA - $320k – $405k/yr
- [Actuator Design Engineer](https://hotfix.jobs/jobs/470edead-aa5b-4fdd-9eb6-249302c5f15c) - OpenAI - San Francisco, CA - $342k – $445k/yr
- [AV Engineer](https://hotfix.jobs/jobs/48d75acb-4785-42bc-a1c3-db78d2714d75) - Anthropic - San Francisco, CA - $285k – $325k/yr

**Apply:** https://hotfix.jobs/jobs/da6c69cc-1b9d-4410-84b4-4a4ff3cbd57e
**Canonical:** https://hotfix.jobs/jobs/da6c69cc-1b9d-4410-84b4-4a4ff3cbd57e