# Senior Front End Design Engineer

**Company:** [Cerebras Systems](https://hotfix.jobs/companies/cerebras-systems)
**Location:** Sunnyvale, CA
**Role:** Hardware Engineering
**Salary:** $250k – $300k/yr
**Experience:** 8+ years
**Skills:** Rtl, Micro-Architecture, Synthesis, Front End Chip Integration, Ip Integration, Networking, High-Performance Computing, Machine Learning, TCP/IP, Rdma, Ethernet, Pcie, Serdes, Python, Tcl
**Posted:** 2026-06-04

> Design and develop next-generation Wafer Scale Engine chips with deep RTL expertise, focusing on high-performance, power-efficient micro-architecture and integration. Requires 8+ years RTL experience and a Master's degree.

## Job Description

## Responsibilities
- Drive all aspects of chip design, including Functional Specification, Micro-architecture, RTL development, Synthesis.
- Work closely with PD team members for design closure to meet PPA goals.
- Work closely with Design verification and DFT teams for achieving the best functional and test coverage.
- Work with software and system teams to understand opportunities to deliver optimal performance and feature set for the product.
- Debug silicon-level functional, timing, and power issues during bring up.

## Requirements
- Master’s degree in Computer Science, Electrical Engineering, or equivalent.
- 8+ years of experience in delivering complex, high performance high quality RTL designs.
- Experience with Front End Chip integration and third-party IP integration.
- Demonstrated experience in networking, high-performance computing, machine learning or related fields.
- Proven track record of multiple silicon success.
- Experience collaborating with external vendors.
- Networking stack experience including TCP/IP, RDMA and Ethernet.
- Knowledge of PCIe, CPU interfaces and Serdes technology.
- Working knowledge of scripting tools: Python, TCL.

## Nice-to-Haves
- Experience with FPGA development toolchain, including Place and Route, Floor planning and Timing Analysis.
- Experience managing external ASIC vendor through product development cycle.

## Compensation
- Base salary range: $250,000 to $300,000 annually.
- Actual compensation may include bonus and equity.

## Similar roles

- [Commissioning Mechanical Lead, Data Centers](https://hotfix.jobs/jobs/ea181179-5f3f-45c2-8f79-3e6f79d5f23a) - Fluidstack - Austin, TX - $250k – $300k/yr
- [Lead Mechanical Engineer, Data Center Design](https://hotfix.jobs/jobs/602f0463-5b7b-437e-b6b5-409269dd665b) - Fluidstack - Austin, TX - $250k – $300k/yr
- [Advanced Packaging Reliability Engineer](https://hotfix.jobs/jobs/1f944ac3-5adf-487d-bdc0-23d4349f8ba5) - OpenAI - San Francisco, CA - $266k – $445k/yr
- [Senior RTL Engineer, Interconnect Design](https://hotfix.jobs/jobs/ca28e35f-ea12-46ec-b95e-bfaad6374b87) - OpenAI - San Francisco, CA - $225k – $445k/yr
- [Manager, Mechanical Engineering](https://hotfix.jobs/jobs/387b7eae-b095-4c18-ba8f-c65a4cff3f50) - Eightsleep - San Francisco, CA - $225k – $300k/yr

**Apply:** https://hotfix.jobs/jobs/d6446251-e94a-42ae-b284-133d476a2f0c
**Canonical:** https://hotfix.jobs/jobs/d6446251-e94a-42ae-b284-133d476a2f0c