# Senior Design Verification Engineer

**Company:** [Quadric](https://hotfix.jobs/companies/quadric)
**Location:** Pune, India
**Role:** QA Engineering
**Experience:** 5+ years
**Skills:** Uvm, Systemverilog, Verilog, Python, C++, Assembly Programming, Vcs, Verilog/C Co-Simulation, Soc Verification, Asic Design, Pcie, Ddr, Noc, Computer Architecture, Functional Coverage
**Posted:** 2026-08-06

> Leads architecture and implementation of SoC-level verification environments for GPNPU-based ASICs, using UVM, SystemVerilog/Verilog, VCS, co-simulation, assembly, and Python. Requires at least five years of complex SoC/ASIC design verification experience.

## Job Description

## Responsibilities

### Testbench Architecture & Test Plan Development
- Architect and build scratch-built testbenches for SoC-level verification of GPNPU-based SoCs.
- Collaborate with architects, hardware designers, and software teams to document comprehensive verification test plans.
- Implement scalable testbenches using commercial Verification IP (VIP) and internal software utilities.

### Test Execution & Verification Coverage
- Develop directed and random drivers, assembly programs, and C++ programs to stress-test SoC subsystems and integration.
- Verify complex SoC subsystems and third-party IP, including NoC, PCIe/UCIe, and DDR.
- Use VCS and Verilog/C co-simulation environments, assembly programming, and Python scripting to execute test suites.
- Track, analyze, and communicate verification progress using functional and code coverage metrics.

## Requirements
- 5+ years of dedicated design verification experience on complex SoC/ASIC designs.
- Deep expertise in UVM methodology and SoC-level verification practices.
- Proficiency in SystemVerilog or Verilog, assembly programming, and Python.
- Hands-on experience verifying SoC subsystems and third-party IP such as NoC, PCIe/UCIe, and DDR.
- Strong computer architecture background.
- Experience with VCS and Verilog/C co-simulation.

## Compensation & Benefits
- Competitive salary.
- Medical, dental, and vision insurance.
- Equity with the business.
- Paid parental leave.
- PF retirement plan.
- Flexible PTO.
- Winter holiday shutdown.
- Catered lunch each day in the office.
- Downtown Pune office location.
- Collaborative culture with significant ownership and impact.

## Similar jobs

- [Senior Quality Engineer](https://hotfix.jobs/jobs/7af0e7ee-6cfd-4b65-9ef1-1bf0e4bc2c7b) - Circle - Remote - $120k – $130k/yr
- [Senior Software Development Engineer in Test - Database Automation](https://hotfix.jobs/jobs/cc43d347-3f6c-45aa-b101-ab161eb7c373) - Fivetran - Bengaluru, India
- [AI Engineer - Quality](https://hotfix.jobs/jobs/b1a2016e-b64c-40d0-ac82-cf85ce66ffcb) - Celonis - Bengaluru, India
- [Senior Software Development Engineer in Test](https://hotfix.jobs/jobs/efe90f25-177f-49d8-9068-9d8081cb33c3) - Fivetran - Bengaluru, India
- [Senior Software Engineer In Test — macOS](https://hotfix.jobs/jobs/a7b8d28c-dd46-4dd0-ab65-7d6cf2ca8334) - Okta - Bengaluru, India

**Apply:** https://hotfix.jobs/jobs/99c5840c-3211-4a51-9773-c22f33648a3a
**Canonical:** https://hotfix.jobs/jobs/99c5840c-3211-4a51-9773-c22f33648a3a